This paper introduces a new type of digital portable RLC parameter measurement instrument. It uses direct frequency synthesis (DDS) technology, composed of FPGA direct generation measuring the sine wave digital signal. Freedom of choice shaft voltammetry measurement principle, with five end measurement method to ensure the measurement circuit concise high efficient; design a new digital full wave phase discriminator and improve the precision of phase. High-speed AD with FPGA for data acquisition and processing, make the whole system volume small, fast operation, high measurement accuracy, the complex scene and function to meet the design requirement.
INTRODUCTION
At present, the RLC measuring instrument at home and abroad often has large and complex hardware design, numerous functions, complicated operation and high cost. This article is precisely the development needs, design and development of a small and portable, high precision, simple operation but powerful RLC measuring instrument. The system abandoned the traditional bridge method, resonance method, using the classic volt-ampere law, in accordance with the definition of a fiveterminal impedance measurement circuit design; A DDS generator is designed by the FPGA to generate a sine wave signal with continuously adjustable frequency as a measurement excitation source. The digital full-wave phase detector effectively _________________________ removes the effects of various harmonics. The components obtained after phase separation are sampled by high-precision and high-speed AD and after a series of calculation and processing, the measurement results are obtained.
SYSTEM DESIGN
The overall system design is shown in figure-1. System architecture uses an FPGA + MCU mode. The system firstly generates a variety of frequency waveform signal generated by the FPGA data and sends to an external high-speed DAC into an analog signal, after amplitude adjustment, low-pass filter and power amplifier, into the front-end measurement circuit. Then reactance components to be tested into the five-terminal connector, access measurement circuit, the system will be time-divider differential voltage drop out, after a double AD603 cascade composed of a wide range of programmable gain amplifier, adjust to the best amplitude, send Phasesensitive detector multiplication DAC, the signal phase separation; phase-sensitive detector is a dual-channel simultaneous work to generate the projection component of the signal to be processed on two axes of difference of 90°, after the active lowpass filter and voltage lifted circuit, the final high-speed ADC sample, digital integration With the filtering algorithm, the measurement results and various parameter values are calculated. System by the microcontroller Atmega64 to detect user input and result display output, the corresponding stalls fast automatic selection and switching completed by the FPGA. 
SYSTEM HARDWARE DESIGN
The hardware of RLC measuring instrument based on this architecture mainly includes signal generator, front-end measuring circuit, digital phase-sensitive detector, A / D converter and so on. The following were introduced.
Signal Generator Module
The design requirements signal frequency range of 20Hz-100KHz, and the frequency can be step-by-step adjustment settings. So the design adopts DDS based on FPGA.
The design functional block diagram is shown in Figure 2 . The signal generator module includes divider, phase accumulator, waveform memory, DA conversion, amplitude adjustment, filter circuit and power amplifier. This system uses FPGA chips EP4CE10E144，convert waveform data to an analog signal through a highspeed DA. In this design, we choose digital-analog converter AD5424.It is an 8-bit parallel interface multiplying DAC, up to 10MHz bandwidth. It connects the digital signal output by FPGA to the data port of AD5424. Vref is connected with the output of amplitude adjustment DAC AD5314, it has 10 bit precision, four-channel voltage output.
Then the signal goes through a follower into the LC low-pass filter to remove high-frequency clutter. In order to balance the performance and circuit complexity, the design selected 7th-order Butterworth filter as a high-speed DAC output filter. Finally, the signal is power amplified by the LM7171 into the front-end measurement circuit. The schematic diagram is shown in Figure 3 . 
Front-end Measurement Circuit
This design based on voltammetry measurement principle, Zx is impedance components to be tested, Zs is reference components, they are connected in series to form the basic bridge. During measurement, the excitation sine wave signal is input by the HC terminal. After flowing through Zx, the LC terminal leads to the Zs reference impedance component to form a current path. In order to improve the measurement accuracy, the impedance component Zs has set a standard resistor of 10Ω, 100Ω, 1KΩ, 10KΩ, 100KΩ.
The two stage programmable gain amplifier AD603 is controlled by software, and the signal amplitude is limited to no more than 1V. After the differential amplification and AD603 amplitude adjustment, enters the following A / D sampling part. 
Phase Sensitive Detector
The key of component parameter measurement is separating the real part and the imaginary part of the vector voltage and measuring the vector modulus value. This part of work is completed by the phase-sensitive detector and the A/D sampling circuit. The design uses full-wave multiplication detection method, with the same frequency with the signal to multiply the sine wave, so that no difference can be excluded at the same time the signal even harmonics and odd harmonics, with good linearity, small drift Features, to maximize measurement accuracy. AD5424 are chosen here. They are high-bandwidth, four-quadrant multiplying DACs. It separates the two phases of the detector signal at the same time.
In order to keep the frequency of phase reference signal and signal source strictly consistent, the phase-detection RAM stores two sets of sine wave data with initial phases of 0°/90° and 180°/270° respectively, and each group has 256 data points corresponding to 8-bit address lines. Address using the same address line A [0..7], and the waveform selection by the two control signals to complete.
A/D Sampling Circuit
This design uses AD9248 ADC, which is a 14 bit successive approximation ADC chip, the maximum speed is 65MSPS, the signal input allows the 2Vpp range, with 2 separate input channels, and can satisfy the components of detector phase separation after sampling requirements. The design block diagram is shown in figure  5 .
After phase detected, the two signals with a phase difference of 90 degrees are firstly filtered by two order active low pass filter to filter out the unwanted AC component from the phase detector. The obtained signal is a DC component related to the phase offset, and the ripple Vpp is about 5mv to 10mv. The voltage lifting circuit uses voltage source ADR3412 to generate 1.2V voltage as the signal of the forward bias voltage, makes the signal amplitude up to within AD9248 input range. 
DATA PROCESSING AND CALCULATION

Phase Discrimination Analysis
The multiplication of the phase reference signal and the signal to be measured is completed within the AD5424, and the input signal at its Vref pin is set as the signal to be measured:
Among them, ∅ is the phase shift of the signal to be measured on the measured impedance component.The phase reference signal is stored in RAM and is non polar, and the expression is given as follows:
θ is the aforementioned initial waveform phase stored in the phase detector RAM, that is, one of two groups of 0°/90° and 180°/270°. The AD5424 peripheral circuit with a non-polar design to follow the way, the output signal is: V0(t) = e(t)Vi(t) = 
It can be seen from the formula that the final output signal contains the AC component, the two-frequency AC component and the DC component of the signal frequency to be measured. The phase shift A produced by the signal to be measured is 45 degrees, the frequency is 1KHz, and the waveform after phase discrimination is shown in figure 6 .The actual signal will also exist 50Hz or 60Hz power frequency interference, power ripple and various clutter interference, and finally through the low-pass active filter, will be sampled by AD and data processing. 
Data Processing and Measurement Result Calculation
This system uses high-speed successive approximation ADC. Through digital integral calculation to collected data in FPGA and finally get the accurate measurement results.
The final AD signal is mixed with the same frequency and frequency multiplication AC signal, digital filtering basic processing, the use of digital integration algorithm to get high-precision measurement data. Considering the amount of calculation and accuracy and other factors, the trapezoidal method is chosen. The principle is shown in Figure 7 Let both sides of y′ = f(x, y)be integrated on [xn, xn + 1] at the same time, get
By solving this integral equation, y[n] is obtained:
In FPGA, the implementation of this digital integrator is described in Verilog HDL language. After phase difference of 90°, the two phase-discriminated signal sampling data are sent to the digital integrator at the same time, integrating the same The measured parameters can be calculated at this time. Such as impedance: The same can be calculated to obtain auxiliary parameters according to the relevant formula such as loss factor Dx, quality factor Qx and phase angle and other.
ERROR ANALYSIS AND CORRECTION
The measurement results contain systematic errors caused by various reasons, the following will be dealt with separately:
(1) Random error and standard parts accuracy. The system will use median filtering and multiple measurements to eliminate.
(2) Fixed offset error. The main reason for the offset is the zero drift of the component. In order to eliminate such errors, two sets of phase reference signals are used in the phase discriminator in the system design described above to subtract the projection components of the positive and negative semi-axes through the X and Y axes and divide by 2 to obtain the offset-canceled measurement result.
(3) Harmonic distortion. First, the digital phase detector weakens the harmonic effect, before the AD sampling by the filter circuit to further eliminate.
(4) Device fixture error. Five terminal measurement is designed to reduce the influence of the fixture impedance on the results. At the same time, in order to ensure the measurement accuracy of the small resistance device, the system software added the open circuit and short circuit calibration to correct the result.
CONCLUDING REMARKS
This paper introduces a portable RLC meter design, the system takes full advantage of FPGA design space is small, strong logic and design flexibility, etc. A new AD sampling part and a digital full-wave phase detector are designed so that the system can achieve good measurement results.
